Electrical Characterization and Modeling of Gate-Last Vertical InAs Nanowire MOSFETs on Si

Forskningsoutput: TidskriftsbidragLetter

Abstract

Vertical InAs nanowire transistors are fabricated on Si using a gate-last method, allowing for lithography-based control of the vertical gate length. The best devices combine good ON- and OFF-performance, exhibiting an ON-current of 0.14 mA/μm, and a sub-threshold swing of 90 mV/dec at 190 nm LG. The device with the highest transconductance shows a peak value of 1.6 mS/μm. From RF measurements, the border trap densities are calculated and compared between devices fabricated using the gate-last and gate-first approaches, demonstrating no significant difference in trap densities. The results thus confirm the usefulness of implementing digital etching in thinning down the channel dimensions.

Detaljer

Författare
Enheter & grupper
Forskningsområden

Ämnesklassifikation (UKÄ) – OBLIGATORISK

  • Elektroteknik och elektronik

Nyckelord

Originalspråkengelska
Sidor (från-till) 966 - 969
Antal sidor4
TidskriftIEEE Electron Device Letters
Volym37
Utgivningsnummer8
StatusPublished - 2016 aug 8
PublikationskategoriForskning
Peer review utfördJa

Nedladdningar

Ingen tillgänglig data