A continuous-time delta-sigma ADC with integrated digital background calibration

Siyu Tan, Yun Miao, Mattias Palm, Joachim Neves Rodrigues, Pietro Andreani

Research output: Contribution to journalArticlepeer-review

Abstract

This work presents a digital calibration technique in continuous-time (CT) delta-sigma (Δ Σ) analog to digital converter. The converter is clocked at 144 MHz with a low oversampling ratio (OSR) of only 8. Dynamic element matching is not efficient to linearize the digital to analog converter (DAC) when the OSR is very low. Therefore, non-idealities in the outermost multi-bit feedback DAC are measured and then removed in the background by a digital circuit. A third-order, four-bit feedback, single-loop CT Δ Σ converter with digital background calibration circuit has been designed, simulated and implemented in 65 nm CMOS process. The maximum simulated signal-to-noise and distortion ratio is 67.1 dB within 9 MHz bandwidth.

Original languageEnglish
Pages (from-to)273-282
Number of pages10
JournalAnalog Integrated Circuits and Signal Processing
Volume89
Issue number2
DOIs
Publication statusPublished - 2016 Nov 1

Subject classification (UKÄ)

  • Signal Processing

Free keywords

  • Background calibration
  • Continuous-time
  • Delta-sigma modulator
  • Digital calibration

Fingerprint

Dive into the research topics of 'A continuous-time delta-sigma ADC with integrated digital background calibration'. Together they form a unique fingerprint.

Cite this