A high precision logarithmic-curvature compensated all CMOS voltage reference

Tayebeh Ghanavati Nejad, Ebrahim Farshidi, Henrik Sjöland, Abdolnabi Kosarian

Research output: Contribution to journalArticlepeer-review

Abstract

This paper presents a resistor-less high-precision, sub-1 V all-CMOS voltage reference. A curvature-compensation method is used to cancel the logarithmic temperature dependence regardless of mobility temperature exponent (γ). The circuit is simulated in 65 nm CMOS technology and yields an output voltage of 594 mV, temperature coefficient of 7ppm∘C in the range of −40 to 125 °C, a power supply rejection ratio (PSRR) of − 43 dB at of 100 Hz, a line sensitivity of 76μVV in the supply voltage range of 1.2 to 2 V, a power dissipation of 1.4μW at 1.2 V supply and an output noise of 2.8μVHz at 100Hz. The total active area of the design is 0.03mm2. This voltage reference is suitable for low-power, low-voltage applications which also require high precision.

Original languageEnglish
Pages (from-to)383-392
JournalAnalog Integrated Circuits and Signal Processing
Volume99
Issue number2
Early online date2018 Aug 18
DOIs
Publication statusPublished - 2019

Subject classification (UKÄ)

  • Signal Processing

Free keywords

  • All-CMOS
  • Curvature-compensation
  • Low noise
  • Low power
  • Low voltage
  • PSRR
  • TC
  • Voltage reference

Fingerprint

Dive into the research topics of 'A high precision logarithmic-curvature compensated all CMOS voltage reference'. Together they form a unique fingerprint.

Cite this