Arithmetic Reduction of the Static Power Consumption in Nanoscale CMOS

Peter Nilsson

Research output: Contribution to conferencePaper, not in proceedingpeer-review

8 Citations (SciVal)

Abstract

The power consumption is becoming a major obstacle in future circuit design. Referring to Moore's law, by adding more functionality in an exponential way, we will also increase the total power consumption in the same pace. VLSI design has traditionally been concerning the dynamic power consumption as the limiting factor in low power system design. Today, when the feature sizes are in the nano-meter scale, the static power consumption is becoming a dominating factor. This paper indicates an arithmetic reduction of the static power consumption down to 20 % by using bit-serial arithmetic instead of bit-parallel.
Original languageEnglish
Pages656-659
Publication statusPublished - 2006
EventIEEE 13th International Conference on Electronics, Circuits and Systems (ICECS 2006) - Nice, France
Duration: 2006 Dec 102006 Dec 13

Conference

ConferenceIEEE 13th International Conference on Electronics, Circuits and Systems (ICECS 2006)
Country/TerritoryFrance
CityNice
Period2006/12/102006/12/13

Subject classification (UKÄ)

  • Electrical Engineering, Electronic Engineering, Information Engineering

Fingerprint

Dive into the research topics of 'Arithmetic Reduction of the Static Power Consumption in Nanoscale CMOS'. Together they form a unique fingerprint.

Cite this