Abstract
The objective of this paper is to design a compressor for silicon debug that is suitable in an industrial Nexus environment. The compressor must operate in real-time and must be lossless. Important for the compressor is high compression ratio, low hardware cost and high throughput. We implemented the compression on an FPGA and we compared our implementation in terms of throughput and hardware cost against other approaches.
Original language | English |
---|---|
Title of host publication | Proceedings - 2016 21st IEEE European Test Symposium, ETS 2016 |
Publisher | IEEE - Institute of Electrical and Electronics Engineers Inc. |
ISBN (Electronic) | 9781467396592 |
DOIs | |
Publication status | Published - 2016 Jul 22 |
Event | 21st IEEE European Test Symposium, ETS 2016 - Amsterdam, Netherlands Duration: 2016 May 23 → 2016 May 26 |
Conference
Conference | 21st IEEE European Test Symposium, ETS 2016 |
---|---|
Country/Territory | Netherlands |
City | Amsterdam |
Period | 2016/05/23 → 2016/05/26 |
Subject classification (UKÄ)
- Electrical Engineering, Electronic Engineering, Information Engineering