Compressor design for silicon debug

Jing Zhang, Lars Johan Fritz, Liang Liu, Erik Larsson

Research output: Chapter in Book/Report/Conference proceedingPaper in conference proceedingpeer-review

Abstract

The objective of this paper is to design a compressor for silicon debug that is suitable in an industrial Nexus environment. The compressor must operate in real-time and must be lossless. Important for the compressor is high compression ratio, low hardware cost and high throughput. We implemented the compression on an FPGA and we compared our implementation in terms of throughput and hardware cost against other approaches.

Original languageEnglish
Title of host publicationProceedings - 2016 21st IEEE European Test Symposium, ETS 2016
PublisherIEEE - Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781467396592
DOIs
Publication statusPublished - 2016 Jul 22
Event21st IEEE European Test Symposium, ETS 2016 - Amsterdam, Netherlands
Duration: 2016 May 232016 May 26

Conference

Conference21st IEEE European Test Symposium, ETS 2016
Country/TerritoryNetherlands
CityAmsterdam
Period2016/05/232016/05/26

Subject classification (UKÄ)

  • Electrical Engineering, Electronic Engineering, Information Engineering

Fingerprint

Dive into the research topics of 'Compressor design for silicon debug'. Together they form a unique fingerprint.

Cite this