Skip to main navigation Skip to search Skip to main content

Development of a Vertical Wrap-Gated InAs FET

Claes Thelander, Carl Rehnstedt, Linus E. Froberg, Erik Lind, Thomas Martensson, Philippe Caroff, Truls Lowgren, B. Jonas Ohlsson, Lars Samuelson, Lars-Erik Wernersson

Research output: Contribution to journalArticlepeer-review

Abstract

In this paper, we report on the development of a vertical wrap-gated field-effect transistor based on epitaxially grown InAs nanowires. We discuss some of the important steps involved in the growth and processing, such as nanowire position control in situ doping, high-kappa dielectric deposition, spacer layer formation: and metal wrap-gate fabrication. In particular, we compare a few alternative methods for deposition of materials onto vertical structures and discuss their potential advantages and limitations. Finally, we also present a comparison of transistor performance for nanowires grown using two different epitaxial techniques.
Original languageEnglish
Pages (from-to)3030-3036
JournalIEEE Transactions on Electron Devices
Volume55
Issue number11
DOIs
Publication statusPublished - 2008

Subject classification (UKÄ)

  • Condensed Matter Physics (including Material Physics, Nano Physics)
  • Electrical Engineering, Electronic Engineering, Information Engineering

Free keywords

  • nanowire
  • Field-effect transistor (FET)
  • InAs
  • wrap gate
  • surround gate

Fingerprint

Dive into the research topics of 'Development of a Vertical Wrap-Gated InAs FET'. Together they form a unique fingerprint.

Cite this