@inproceedings{5f93f3d26eee44ad97ff3fc087d49335,
title = "FPGA implementation of controller-datapath pair in custom image processor design",
abstract = "In order to reduce the effort of the controller design in the customized image convolution processor, a controller synthesis tool is developed based on [9] to support the design flow from a system or algorithm specification to RTL level VHDL. Architecture extensions to basic FSMs structures are implemented with the purpose of optimizing controller design for area and power consumption. Together with controller implementation, a custom datapath architecture with three level memory hierarchies is developed aiming at a real-time power efficient image processing solution with low I/O bandwidth requirements. The complete design is prototyped on Xilinx Virtex 2 platform with comparable performance with that of TI C64x processor at only 2/15 of its clock frequency.",
keywords = "Line memories, Image processors, Clock cycles, Image size",
author = "Hongtu Jiang and Viktor {\"O}wall",
year = "2004",
language = "English",
volume = "5",
publisher = "IEEE - Institute of Electrical and Electronics Engineers Inc.",
pages = "141--144",
booktitle = "Proceedings of the 2004 International Symposium on Circuits and Systems",
address = "United States",
note = "IEEE International Symposium on Circuits and Systems (ISCAS), 2004 ; Conference date: 23-05-2004 Through 26-05-2004",
}