Impact of Non-idealities on the Performance of InAs/(In)GaAsSb/GaSb Tunnel FETs

Saurabh Sant, Elvedin Memisevic, Lars-Erik Wernersson, Andreas Schenk

Research output: Contribution to journalArticlepeer-review

136 Downloads (Pure)


Measured InGaAsSb/InAs nanowire TFETs showing both, sub-60mV/dec slope and high ON-current, are simulated using calibrated TCAD. The focus is laid on the impact of non-idealities, such as hetero-interface traps, oxide-interface traps, and bulk traps on device characteristics. Simulated temperature-dependent transfer curves are in good agreement with the measured data which validates the simulation set-up. It is found that trap-assisted tunneling involving bulk traps adjacent to the hetero-junction is primarily responsible for the degradation of the swing. Due to the small diameter of the nanowire, trap-assisted tunneling is inhibited at the InAs/oxide interface. Still, oxide interface traps reduce the electrostatic coupling between gate and channel, which further increases the swing. The TCAD analysis correctly predicts the negative transconductance observed at high gate bias. If the same simulation set-up is used to study the effect of gate alignment, a significant improvement of both ON-current and swing is found.
Original languageEnglish
JournalComposants nanoélectroniques
Publication statusPublished - 2018

Subject classification (UKÄ)

  • Other Electrical Engineering, Electronic Engineering, Information Engineering


Dive into the research topics of 'Impact of Non-idealities on the Performance of InAs/(In)GaAsSb/GaSb Tunnel FETs'. Together they form a unique fingerprint.

Cite this