Abstract
This paper reports on a case study in which an at- size application is ported onto a commercially available processor array. Its purpose is threefold: (1) Determine the suitability of processor arrays for this kind of application. (2) Develop a runtime software infrastructure that supports streaming applications on processor arrays. (3) Gather data and insights into the resulting system performance and the factors that affect it. In this study, we port a video decoder onto the Parallella platform, a small credit-card sized board that includes a 16 core Epiphany processor array by Adapteva, along with a dual-core ARM processor, some programmable logic, and shared DRAM. We discuss the infrastructure required to execute the application on that platform and how the Epiphany architecture facilitated the construction of lockless distributed inter-core communication. In so doing, we build in part on a previous study on a much smaller example in [1].
Original language | English |
---|---|
Title of host publication | Conference Record - Asilomar Conference on Signals, Systems and Computers |
Publisher | IEEE - Institute of Electrical and Electronics Engineers Inc. |
Pages | 177-181 |
Number of pages | 5 |
Volume | 2016-February |
ISBN (Print) | 9781467385763 |
DOIs | |
Publication status | Published - 2016 Feb 26 |
Event | 49th Asilomar Conference on Signals, Systems and Computers, ACSSC 2015 - Pacific Grove, California, Pacific Grove, United States Duration: 2015 Nov 8 → 2015 Nov 11 |
Conference
Conference | 49th Asilomar Conference on Signals, Systems and Computers, ACSSC 2015 |
---|---|
Country/Territory | United States |
City | Pacific Grove |
Period | 2015/11/08 → 2015/11/11 |
Subject classification (UKÄ)
- Software Engineering
Free keywords
- ARM
- CAL
- Epiphany
- MPEG
- parallel computing
- Parallella
- processor arrays
- stream processing