Integration of Ferroelectric HfxZr1-xO2 on Vertical III-V Nanowire Gate-All-Around FETs on Silicon

Research output: Contribution to journalArticlepeer-review

202 Downloads (Pure)

Abstract

We demonstrate a successful process scheme for the integration of a CMOS-compatible ferroelectric gate stack on a scaled vertical InAs nanowire gate-all-around MOSFET on silicon. The devices show promising device characteristics with nanosecond write time and large memory window of >1.5 V. In the current implementation, the device performance is mainly limited by access resistance, which is attributed to the thermal sensitivity of InAs. The findings indicate that the ferroelectricity is not intrinsically preventing future improvements of scaled III-V FeFETs.
Original languageEnglish
Pages (from-to)854 - 857
JournalIEEE Electron Device Letters
Volume43
Issue number6
DOIs
Publication statusPublished - 2022 Jun

Subject classification (UKÄ)

  • Other Electrical Engineering, Electronic Engineering, Information Engineering

Fingerprint

Dive into the research topics of 'Integration of Ferroelectric HfxZr1-xO2 on Vertical III-V Nanowire Gate-All-Around FETs on Silicon'. Together they form a unique fingerprint.

Cite this