Low Power Unrolled CORDIC Architectures

Peter Nilsson, Yuhang Sun, Rakesh Gangarajaiah, Erik Hertz

Research output: Contribution to conferencePaper, not in proceedingpeer-review


This paper shows a novel methodology to improve unrolled CORDIC architectures. The methodology is based on removing adder stages starting from the first stage. As an example, a 19-stage CORDIC is used but the methodology is applicable on CORDICs with an arbitrary number of stages. The CORDIC is implemented, simulated, and synthesized into hardware. In the paper, the performance is shown to be increased by 23% and that the dynamic power can be reduced by 27%.
Original languageEnglish
Number of pages4
Publication statusPublished - 2015
EventNORSIG 2015 - Oslo
Duration: 2015 Oct 26 → …


ConferenceNORSIG 2015
Period2015/10/26 → …

Subject classification (UKÄ)

  • Other Electrical Engineering, Electronic Engineering, Information Engineering


Dive into the research topics of 'Low Power Unrolled CORDIC Architectures'. Together they form a unique fingerprint.

Cite this