Abstract
This manuscript presents an reconfigurable architecture, suitable to process time synchronization for multiple OFDM standards. The proposed architecture is based on a coarse-grained reconfigurable cell array, and the different radio standards under analysis are IEEE 802.11n, 3GPP Long Term Evolution and Digital Video Broadcast for cellular devices. With the use of a 2-by-2 cell array, composed of two decoupled processing and memory pairs, two concurrent data streams from any two of three radio standards are supported. Dynamic configuration of the cell array enables run-time switching between different standards, and the underlying hardware resources are shared when concurrent streams are processed. The enhanced RISC architecture of the processor cells contributes to a high instruction level parallelism, where the close interactions between processing and memory cells meet the stringent real-time processing requirement. The proposed 2-by-2 cell array is synthesized using a 65nm low-power regular threshold standard cell CMOS library, which occupies 0.338mm2 area and has a maximum clock frequency of 534MHz. The reconfigurable cell array offers a high flexibility while uses 1.83 times more area when compared to a function identical ASIC solution.
Original language | English |
---|---|
Title of host publication | 10th Swedish System-On-Chip Conference |
Publisher | Swedish Chapter of IEEE Solid-State Circuits Society (SSCS) |
Number of pages | 5 |
Publication status | Published - 2010 |
Event | Swedish System-on-Chip Conference 2010 (SSoCC'10) - Kolmården, Sweden Duration: 2010 May 3 → 2010 May 4 |
Conference
Conference | Swedish System-on-Chip Conference 2010 (SSoCC'10) |
---|---|
Country/Territory | Sweden |
City | Kolmården |
Period | 2010/05/03 → 2010/05/04 |
Subject classification (UKÄ)
- Electrical Engineering, Electronic Engineering, Information Engineering
Free keywords
- OFDM
- Synchronization.
- Multi-standard
- Reconfigurable cell array
- CGRA