Spatially Coupled Serially Concatenated Codes: Performance Evaluation and VLSI Design Tradeoffs

Mojtaba Mahdavi, Stefan Weithoffer, Matthias Herrmann, Liang Liu, Ove Edfors, Norbert Wehn, Michael Lentmaier

Research output: Contribution to journalArticlepeer-review


Spatially coupled serially concatenated codes (SC-SCCs) are constructed by coupling several classical turbo-like component codes. The resulting spatially coupled codes provide a close-to-capacity performance and low error floor,
which have attracted a lot of interest in the past few years. The aim of this paper is to perform a comprehensive design space exploration to reveal different aspects of SC-SCCs, which is missing in the literature. More specifically, we investigate the effect of block length, coupling memory, decoding window size, and number of iterations on the decoding performance, complexity, latency, and throughput of SC-SCCs. To this end, we propose two decoding algorithms for the SC-SCCs: block-wise and window-wise decoders. For these, we present VLSI architectural templates and explore them based on building blocks implemented in 12 nm FinFET technology. Linking architectural templates with the new algorithms, we demonstrate various tradeoffs between throughput, silicon area, latency, and decoding performance.
Original languageEnglish
Pages (from-to)1962-1975
Number of pages14
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Issue number5
Publication statusPublished - 2022 Jan 17

Subject classification (UKÄ)

  • Communication Systems
  • Signal Processing
  • Other Electrical Engineering, Electronic Engineering, Information Engineering


  • Spatial coupling
  • spatially coupled turbo-like codes
  • window decoding
  • coupling memory
  • VLSI Implementation
  • decoder architecture
  • 5G New Radio
  • FinFET Technology
  • Digital Baseband Processing
  • serially concatenated codes
  • channel coding
  • forward error correction


Dive into the research topics of 'Spatially Coupled Serially Concatenated Codes: Performance Evaluation and VLSI Design Tradeoffs'. Together they form a unique fingerprint.

Cite this