Ultra Low Energy Design Exploration of Digital Decimation Filters in 65 nm Dual-VT CMOS in the Sub-VT Domain
Syed Muhammad Yasser Sherazi, Joachim Rodrigues, OmerCan Akgun, Henrik Sjöland, Peter Nilsson
Research output: Contribution to journal › Article › peer-review