A variable-rate Viterbi decoder in 130-nm CMOS: design, measurements, and cost of flexibility

Forskningsoutput: Kapitel i bok/rapport/Conference proceedingKonferenspaper i proceedingPeer review

145 Nedladdningar (Pure)

Sammanfattning

This paper discusses design and measurements of
a flexible Viterbi decoder fabricated in 130-nm digital CMOS.
Flexibility was incorporated by providing various code rates and
modulation schemes to adjust to varying channel conditions.
Based on previous trade-off studies, flexible building blocks were
carefully designed to cause as little area penalty as possible. The
chip runs down to a minimal core supply of 0.8V. It turns out that
striving for more modulation schemes is beneficial in terms of
power consumption once the price is paid for accepting different
code rates viz. radices in the trellis and survivor path units.
Originalspråkengelska
Titel på värdpublikationProceedings, Norchip Conference
Sidor137-141
Antal sidor5
StatusPublished - 2008
EvenemangNorchip Conference, 2008 - Tallinnn, Talinn, Estland
Varaktighet: 2008 nov. 162008 nov. 17

Konferens

KonferensNorchip Conference, 2008
Land/TerritoriumEstland
OrtTalinn
Period2008/11/162008/11/17

Ämnesklassifikation (UKÄ)

  • Elektroteknik och elektronik

Fingeravtryck

Utforska forskningsämnen för ”A variable-rate Viterbi decoder in 130-nm CMOS: design, measurements, and cost of flexibility”. Tillsammans bildar de ett unikt fingeravtryck.

Citera det här