An Analog (7,5) Convolutional Decoder in 65 nm CMOS for Low Power Wireless Applications

Forskningsoutput: Kapitel i bok/rapport/Conference proceedingKonferenspaper i proceedingPeer review

7 Citeringar (SciVal)

Sammanfattning

A complete architecture with transistor level simulation is
presented for a low power analog convolutional decoder in 65 nm CMOS.
The decoder core operates in the weak inversion (sub-VT) and realizes the
BCJR decoding algorithm corresponding to the 4-state tail-biting trellis of
a (7,5) convolutional code. The complete decoder also incorporates serial
I/O digital interfaces and current mode differential DACs. The simulated
bit error rate is presented to illustrate the coding gain compared to an
uncoded system. Our results show that a low power, high throughput
convolutional decoder up to 1.25 Mb/s can be implemented using analog
circuitry with a total power consumption of 84 μW. For low rate
applications the decoder consumes only 47 μW at a throughput of 250
kb/s.
Originalspråkengelska
Titel på värdpublikation[Host publication title missing]
Sidor2881-2884
DOI
StatusPublished - 2011
EvenemangIEEE International Symposium on Circuits and Systems (ISCAS 2011), 2011 - Rio de Janeiro, Rio de Janeiro, Brasilien
Varaktighet: 2011 maj 152011 maj 18

Publikationsserier

Namn
ISSN (tryckt)2158-1525
ISSN (elektroniskt)0271-4310

Konferens

KonferensIEEE International Symposium on Circuits and Systems (ISCAS 2011), 2011
Land/TerritoriumBrasilien
OrtRio de Janeiro
Period2011/05/152011/05/18

Ämnesklassifikation (UKÄ)

  • Elektroteknik och elektronik

Fingeravtryck

Utforska forskningsämnen för ”An Analog (7,5) Convolutional Decoder in 65 nm CMOS for Low Power Wireless Applications”. Tillsammans bildar de ett unikt fingeravtryck.

Citera det här