Supply-Voltage Down Conversion for Digital CMOS Designs

Peter Nilsson; Mohammed Azher Ali; Manivannan Ethiraj; Syed Muhammad Yasser Sherazi

Supply-Voltage Down Conversion for Digital CMOS Designs

Peter Nilsson, Mohammed Azher Ali, Manivannan Ethiraj, Syed Muhammad Yasser Sherazi

Institutionen för elektro- och informationsteknik

Forskningsoutput: Konferensbidrag › Konferenspaper, ej i proceeding/ej förlagsutgivet › Peer review

Sammanfattning

This paper presents a methodology to reduce the power consumption, by using multiple supply voltage levels. The voltage levels are scaled down from a single supply voltage, by the use of a diode-connected device. Only one single device is used per conversion, which gives a small area overhead. No inductors and no off-chip components are used. The methodology is tested on different constellations of inverters and on anti-aliasing filters. A power reduction down to 47% in the filters with reduced supply voltage and down to 72% in the complete filter is shown.

Originalspråk	engelska
Antal sidor	4
Status	Published - 2014
Evenemang	IEEE 21th International Conference on Electronics, Circuits and Systems, 2014 - Marseille, Frankrike Varaktighet: 2014 dec. 7 → 2014 dec. 10

Konferens

Konferens	IEEE 21th International Conference on Electronics, Circuits and Systems, 2014
Förkortad titel	ICECS 2014
Land/Territorium	Frankrike
Ort	Marseille
Period	2014/12/07 → 2014/12/10

Ämnesklassifikation (UKÄ)

Elektroteknik och elektronik

Citera det här

@conference{9f4515da15284a2abc7ff922d000ca88,

title = "Supply-Voltage Down Conversion for Digital CMOS Designs",

abstract = "This paper presents a methodology to reduce the power consumption, by using multiple supply voltage levels. The voltage levels are scaled down from a single supply voltage, by the use of a diode-connected device. Only one single device is used per conversion, which gives a small area overhead. No inductors and no off-chip components are used. The methodology is tested on different constellations of inverters and on anti-aliasing filters. A power reduction down to 47% in the filters with reduced supply voltage and down to 72% in the complete filter is shown.",

keywords = "Application specific integrated circuits, digital circuits, CMOS integrated circuits, digital filters, low-pass filters, low-power electronics, and DC-DC converters.",

author = "Peter Nilsson and {Azher Ali}, Mohammed and Manivannan Ethiraj and Sherazi, {Syed Muhammad Yasser}",

year = "2014",

language = "English",

note = "IEEE 21th International Conference on Electronics, Circuits and Systems, 2014, ICECS 2014 ; Conference date: 07-12-2014 Through 10-12-2014",

}

TY - CONF

T1 - Supply-Voltage Down Conversion for Digital CMOS Designs

AU - Nilsson, Peter

AU - Azher Ali, Mohammed

AU - Ethiraj, Manivannan

AU - Sherazi, Syed Muhammad Yasser

PY - 2014

Y1 - 2014

N2 - This paper presents a methodology to reduce the power consumption, by using multiple supply voltage levels. The voltage levels are scaled down from a single supply voltage, by the use of a diode-connected device. Only one single device is used per conversion, which gives a small area overhead. No inductors and no off-chip components are used. The methodology is tested on different constellations of inverters and on anti-aliasing filters. A power reduction down to 47% in the filters with reduced supply voltage and down to 72% in the complete filter is shown.

AB - This paper presents a methodology to reduce the power consumption, by using multiple supply voltage levels. The voltage levels are scaled down from a single supply voltage, by the use of a diode-connected device. Only one single device is used per conversion, which gives a small area overhead. No inductors and no off-chip components are used. The methodology is tested on different constellations of inverters and on anti-aliasing filters. A power reduction down to 47% in the filters with reduced supply voltage and down to 72% in the complete filter is shown.

KW - Application specific integrated circuits

KW - digital circuits

KW - CMOS integrated circuits

KW - digital filters

KW - low-pass filters

KW - low-power electronics

KW - and DC-DC converters.

M3 - Paper, not in proceeding

T2 - IEEE 21th International Conference on Electronics, Circuits and Systems, 2014

Y2 - 7 December 2014 through 10 December 2014

ER -

Supply-Voltage Down Conversion for Digital CMOS Designs

Sammanfattning

Konferens

Ämnesklassifikation (UKÄ)

Fingeravtryck

Citera det här